# **BTI in GaN MIS Transistors**

Subjects: Engineering, Electrical & Electronic Contributor: Milan Tapajna

Recent studies on bias-temperature instabilities (BTI) in D- and E-mode GaN transistors are reviewed here, focusing on BTI mechanisms in fully recess-gate E-mode GaN transistors.

Keywords: GaN transistors ; MISHEMT ; PBTI ; NBTI ; threshold voltage instability

## 1. Introduction

A combination of wide band gap (3.4 eV), high breakdown electric field (3 MV/cm), decent thermal conductivity (>1.5 W/cmK), and high saturation velocity (~10<sup>7</sup> cm/s) of electrons makes GaN an ideal material for high-power semiconductor devices [1][2][3]. Indeed, GaN-based high electron-mobility transistors (HEMTs) with high cut-off frequency and high breakdown voltage (V<sub>BD</sub>) enabled development of new generation of power amplifiers implemented in wireless communication, satellite, and radar systems commercially available already a decade ago <sup>[4]</sup>. More recently, GaN HEMTs have been also applied as switching devices for power converters. Despite relatively immature technology, the state-ofthe-art GaN switching devices have shown lower ON-state resistance (R<sub>ON</sub>) for given V<sub>BD</sub> compared to current power devices based on Si [5][6][7]. Intensive R&D effort in the last decade pawed the way to emerging of highly efficient and compact GaN-based power converters in the market [8]. However, the issues related to stability and reliability of GaN power switching devices hamper a more dramatic commercial success of this technology. To take advantage of outstanding properties of GaN material, a key task is to gain a fundamental understanding of the parasitic and degradation mechanisms that negatively affect the performance and long-term reliable operation of these devices. This represents a rather difficult task, keeping in mind the unique properties of GaN-based materials (wide-band gap nature, piezoelectricity) and high electric field combined with dissipating power of the operating devices. In addition, GaN heterostructures for lateral transistors are grown on foreign substrates. Therefore, a variety of extended defects are present in the device active region.

In GaN MISHEMTs, BTI represents one of the biggest reliability concerns. This is due to relatively high density of traps located in the gate stack, being a consequence of unavailability of high-quality native oxides for GaN-based semiconductors and complexity of the dielectric/III-N interfaces. As a result, considerable BTI with  $V_{TH}$  instabilities ranging from 100 mV up to several V have been commonly reported for GaN MISHEMTs in the literature [9][10]. For D-mode MISHEMTs, NBTI is expected to be a major concern as the device is commonly biased in OFF-state with  $V_{GS}$  < 0. Indeed, several researchers have reported NBTI to induce negative  $V_{TH}$  drift strongly enhanced by temperature <sup>[10]</sup>. Although PBTI may be considered less problematic in these devices, many studies have been devoted to PBTI investigations in Dmode MISHEMTs with an aim to analyze the underlying mechanism of  $V_{TH}$  drift [11]. The dynamics of the PBTI in GaN MISHEMTs was found to differ from that known for Si metal-oxide-semiconductor field-effect transistors (MOSFET), mostly because of coaction of different trapping states in the gate stack, nontrivial defect dynamics, and electron transport over the existing barrier affecting the trapping dynamic [12]. For E-mode MISHEMTs, PBTI is clearly the major concern as the positive  $V_{GS}$  drives the device into ON-state. Dramatic  $V_{TH}$  drifts upon PBTI testing has been reported in the literature [13]. In addition, specific designs for achieving E-mode behavior for MISHEMTs, such as application of InGaN/AIGaN double barrier layer, have been shown to result in a unique mechanism of PBTI [14]. GaN transistors with fully recessed barrier (also known as recessed gate hybrid MISHEMTs [15]) represent a special design of E-mode GaN devices, referred here to as GaN MISFETs. A complete etching-away of the barrier layer under the gate greatly simplifies the interpretation of the BTI data. Available studies investigating BTI in GaN MISFETs consistently indicate that both PBTI and NBTI need to be concerned. Moreover, it seems that dielectric bulk traps with specific distribution play a major role affecting the PBTI as well as NBTI behavior [16][17].

### 2. BTI in GaN MISHEMTs

Majority of BTI studies in GaN MISHEMTs are focused on PBTI of D-mode devices. This is because of great advancements achieved in the technology of non-recessed or partially recessed AlGaN/GaN MISHEMT switching devices. These studies allowed for deeper analysis of the  $V_{TH}$  drift mechanisms under positive bias stress, even though such devices are not expected to operate at such conditions. In fact, only a limited number of studies investigating PBTI in E-mode GaN MISHEMTs are available in the literature, which is simply because only a few design concepts of non-recessed E-mode MISHEMTs are available [18][19][20][21][22]. On the other hand, NBTI represents a major concern in the D-mode GaN MISHEMTs used, e.g., in the cascade configuration. However, due to availability of reliable and stable SB HEMTs, less interest has been given to NBTI investigations in D-mode GaN MISHEMTs. A comprehensive review of the PBTI mechanisms in GaN MISHEMTs can be found elsewhere <sup>[12]</sup>. Here, we will only discuss the most relevant research works aiming for a deeper understanding of the BTI mechanisms in D- and E-mode GaN MISFETs.

### 3. BTI in GaN MISFETs

An often-used approach to process lateral E-mode GaN switching transistor is to fully recess the AlGaN barrier layer under the gate, while existing 2DEG in the source-to-gate and gate-to-drain regions provide a low access resistance. The MIS gate structure of fully recessed GaN devices resembles that of Si MOSFETs and many approaches developed for BTI investigation in Si devices have been adopted also for description of PBTI and NBTI issues of GaN MISFETs. Universal recovery model developed for Si MOSFETs <sup>[23]</sup> have been widely employed to describe the PBTI <sup>[16]</sup> as well as NBTI <sup>[17]</sup> behavior of GaN MISFETs. Although dielectric/GaN interface traps (IT) plays some role, there seems to be a general agreement that dielectric bulk traps (OT) have dominant impact on the PBTI and NBTI mechanism.


#### 3.1. PBTI in GaN MISFETs


Comprehensive analysis of PBTI in fully recessed GaN MISFETs with plasma-enhanced atomic layer deposited (PEALD) SiN and ALD grown Al<sub>2</sub>O<sub>3</sub> gate dielectric was performed by Wu et al. <sup>[16]</sup>. Due to observed lack of correlation between  $I_{D}$ - $V_{GS}$  hysteresis (thus  $\Delta V_{TH}$ ) and the density of interface traps ( $D_{IT}$ ) distribution measured by G- $\omega$  method, the authors employed PBTI stress-recovery tests using the measure-stress-measure (MSM) technique <sup>[9]</sup>. It was found that  $\Delta V_{TH}$ transients for different  $V_{G,stress}$  (<u>Figure 1</u>a,b) can be fitted using power-law relation  $\Delta V_{TH} = A_0 (V_{GS} - V_{TH})^{\gamma} t_{stress}^n$  <sup>[16]</sup> in the whole range of  $t_{stress}$  with time exponent *n* in the range of 0.1–0.02. Despite notably higher  $D_{IT}$ , devices with Al<sub>2</sub>O<sub>3</sub> showed about 10-times lower  $\Delta V_{TH}$  compared to those with SiN, when benchmark at  $t_{stress} = 2$  s depicted by the black arrows in <u>Figure 1</u>a,b. The voltage exponent *y* of 1 and 2 and  $E_a$  of 0.57 and 1.02 eV was observed for devices with SiN and Al<sub>2</sub>O<sub>3</sub>, respectively. The recovery  $\Delta V_{TH}$  transients obeyed empirical model of universal relaxation <sup>[23]</sup>

$$\Delta V_{TH} \left( t_{stress}, t_{relax} \right) = R \left( t_{stress}, t_{relax} = 0 \right) r \left( \xi \right) + P \left( t_{stress} \right)$$
(1)

$$r\left(\xi\right) = \frac{1}{1 + B\xi^{\beta}} \tag{2}$$

where *R* and *P* represent recoverable and permanent degradation ascribed to different types of defects,  $t_{relax}$  is measured form the end of last stress phase,  $\xi = t_{relax}/t_{stress}$  is the universal relaxation time, *B* is the scaling parameter and exponent  $\beta$  represents the dispersion parameter. From the fitting of Equations (1) and (2) to the  $\Delta V_{TH}$  recovery transients (Figure 1c), devices with Al<sub>2</sub>O<sub>3</sub> gate dielectric were found to show lower recoverable and permanent degradation and faster dielectric defect discharge. Such behavior was attributed to presence of OT Gaussian distributions depicted. In the case of SiN, a wider distribution of OT levels ( $\sigma \sim 0.67$  eV), centered below the conduction band of GaN ( $E_C$ -0.05 eV) are easily accessible by the channel carriers already at a low  $V_{G,stress}$ . In contrast, Al<sub>2</sub>O<sub>3</sub> gate dielectric was proposed to feature a narrower distribution of OT ( $\sigma \sim 0.42$  eV) located far from the conduction band edge of GaN ( $E_C$  + 1.15 eV), explaining the improved PBTI behavior in devices with ALD grown Al<sub>2</sub>O<sub>3</sub> gate dielectric compared to those with SiN.





**Figure 1.**  $\Delta V_{TH}$  transients for different  $t_{stress}$  of fully-recessed MISFETs with (**a**) plasma-enhanced ALD (PEALD) SiN and (**b**) ALD Al<sub>2</sub>O<sub>3</sub> gate dielectric in a logarithmic–logarithmic scale. Dashed lines represent the power-law fits (Equation (6)) to the data. (**c**) Recovery transients fitted with the universal relaxation model (Equations (7) and (8)) showing faster relaxation for the device with Al<sub>2</sub>O<sub>3</sub> gate dielectric. Copyright © 2020 IEEE. Reprinted, with permission, from Ref. <sup>[16]</sup>.

Dominant impact of dielectric OT on the  $V_{TH}$  instabilities has been proposed also by other studies. Bisi et al. <sup>[24]</sup> studied PBTI stress-recovery kinetics in Al<sub>2</sub>O<sub>3</sub>/GaN MIS capacitors grown by in-situ MOCVD by means of combined I<sub>G</sub> transient, capacitance-voltage (CV) and capacitance MSM technique. In the low-field (oxide electric field <3.3 MV/cm) regime,  $I_G$ stress and recovery transients were found to obey power-law with  $\alpha \sim 1$ , suggesting trapping and de-trapping of nearinterface OT. In contrast, high-field regime (>3.3 MV/cm) was characterized by the onset of the gate leakage current promoted by OT and significant positive flat-band voltage ( $V_{FB}$ ) shift, suggesting enhanced charge trapping of OT, as also revealed by very slow recovery transients [24]. Acurio et al. [25] studied PBTI in a fully recessed-gate GaN MISFET with PECVD SiO<sub>2</sub> gate dielectric using  $I_D$ - $V_{GS}$  measurements interrupting the stressing and recovery. Similar to previous results, power-law dependence of  $\Delta V_{TH}$  on  $t_{stress}$  was observed. Furthermore, trapping rate  $\frac{\partial log(V_{TH})}{\partial log(t)}$  exhibited a universal decreasing behavior as a function of the number of filled traps. Stress-induced  $\Delta V_{TH}$  was fully recovered by applying a small negative voltage and the recovery dynamics (monitored in time window between 1 s and thousands of seconds) was found to be well described by the superimposition of two exponential functions. These emission processes were associated with two different OT. The slower trap revealed  $E_A$  of 0.93 eV and the faster trap exhibits large spread in  $E_A$  ranging from 0.45 eV to 0.82 eV.  $V_{TH}$  recovery with two different time constants have been also observed also by Iucolano et al.  $\frac{[26]}{C}$ . By measuring the hysteresis of  $I_D$ - $V_{GS}$  characteristics with different  $V_{GS,max}$  ( $V_{DS}$  = 0.1 V), partial  $V_{TH}$ recovery was reached after a few seconds, however, a complete  $V_{TH}$  recovery required more than one day of unbiased storage. Based on the numerical simulations, the fast and slow recovery processes were associated with the emission from IT and OT localized above the GaN conduction band energy, respectively.

In fully recess-gate MISFETs, the drain-edge of the gate terminal represent another critical region concerning the BTI, as trapping states formed close to interface between the dielectric and the barrier side-wall can negatively affect  $V_{TH}$  as well as  $R_{ON}$  stability. In the study of Chini and Iucolano <sup>[27]</sup>, E-mode GaN MISFETs were subjected to PBTI in the switching-mode operation and  $V_{TH}$  and  $R_{ON}$  drift was monitored simultaneously using special designed pulsed setup <sup>[27]</sup>. Apart from positive  $V_{TH}$  drift related to IT traps under the gate region, also  $V_{TH}$  drift linked to a localized trapping in the drain-edge of the gate terminal was identified. Further, the observed increase in  $R_{ON}$  was associated with a hole-emission process taking place in the gate-drain access region within the C-doped buffer layer.

### 3.2. NBTI in GaN MISFETs

Current understanding of NBTI in E-mode GaN MISFETs is quite limited and some controversy exist in the observed behavior. In one of the first studies, Sang et al. <sup>[28]</sup> compared  $V_{TH}$  drifts under negative  $V_G$  stress in the D-mode MISHEMTs and E-mode GaN MISFETs with ALD Al<sub>2</sub>O<sub>3</sub> gate dielectric. For the latter, the positive stress-induced  $V_{TH}$  shift was observed, which was attributed to metal gate electron injection into OT and following redistribution of the trapped charge towards the GaN channel via trap-assisted tunneling. Later, Guo and del Alamo <sup>[29]</sup> performed a more detailed investigation of NBTI in SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GaN MISFETs subjected to negative  $V_{GS}$  stress with different amplitude, duration, and temperatures. Stress-induced  $V_{TH}$  shift was found to progress through three regimes. Under low-stress (low  $V_{GS,stress}$ , low T, short  $t_{stress}$ ),  $\Delta V_{TH}$  was negative and recoverable due to electron de-trapping from pre-existing OT. Under mid-stress (low  $V_{GS,stress}$ , high T, longer  $t_{stress}$ ), positive and recoverable  $\Delta V_{TH}$  was observed, i.e., behavior similar to that reported by Sung et al. <sup>[28]</sup>. However, the cause of this effect was attributed to electron tunneling from valence band (VB) to trap states in the GaN channel under the gate edges, also referred the as Zener trapping in the literature <sup>[30]</sup>. For high-stress ( $V_{GS,stress} < -30$  V, RT), non-recoverable negative  $\Delta V_{TH}$  was observed and ascribed to generation of new IT.

Recently, Guo and del Alamo <sup>[127]</sup> presented a comprehensive study of BTI in GaN MISFETs under moderate positive and negative gate bias stress ( $V_{G,stress} = +5$  and = 5 V) using fast  $I_D$ - $V_{GS}$  measurements interrupting the stressing.  $V_{TH}$  evolution was monitored during the stressing and recovery phase, followed by full recovery of  $V_{TH}$  to pre-stress value. For positive  $V_{G,stress}$ , positive  $\Delta V_{TH}$  drift was observed, which increased with stressing voltage. Nearly symmetrical behavior with negative  $V_{TH}$  drift was observed for NBTI. For both stress conditions, the  $V_{TH}$  time evolution was found to follow power-law model during the stressing and universal relaxation model (Equations (1) and (2)) during the recovery. Therefore, the authors proposed that NBTI and PBTI are caused by the same mechanism, which is the electron trapping/de-trapping in preexisting OT that form a defect band close to the dielectric/GaN interface <sup>[127]</sup>. The authors assumed the defect band extending the energies above the GaN conduction band (CB) edge and below the surface Fermi level at  $V_{GS} = 0$  V. This means that some trap states are empty while some are populated with electrons at  $V_{GS} = 0$  V. During the stress phase, the electron occupation of OT increases or decreases depending on the sign of  $V_{G,stress}$ , resulting in  $V_{TH}$  in positive or negative direction, respectively. In the recovery process, the trap occupation returns to the state corresponding to  $V_{GS} = 0$  V.

Apparent positive stress-induced  $V_{TH}$  drift under NBTI was observed also in studies of Hua et al. [31][32] and He et al. [33] in E-mode GaN MISFETs with LPCVD-SiN<sub>x</sub>/PECVD-SiN<sub>x</sub>/GaN gate stack. The PECVD SiN<sub>x</sub> interfacial layer (thickness of ~2 nm) grown at low temperature was employed to improve the gate stability and reliability [31]. NBTI was performed at  $V_{GS,stress} = -30 \text{ V} (V_{DS} = 0 \text{ V})$  at temperatures of 25 and 150 °C [31][32]. While relatively low positive  $V_{TH}$  drift (<0.2 V) was observed at 25 °C, it increased to ~0.4 V for stressing at 150 °C. The positive  $V_{TH}$  drift was ascribed to metal electrode injection into OT at negative  $V_{GS}$ . In the upcoming work of this group <sup>[34]</sup>,  $V_{TH}$  stability under OFF-state step-stress in similar devices was compared for different  $V_{GS}$  (0 and -20 V) applied during the stressing, using the same gate-to-drain voltage ( $V_{GD}$ ). Similar to a previous study, relatively low and recoverable positive  $V_{TH}$  drift was observed for step-stress with  $V_{GD}$  up to 200 V and  $V_{GS} = 0$  V. However, a substantially larger  $V_{TH}$  drift (~2 V) appeared for  $V_{GD} > 100$  V when more negative  $V_{GS}$  was applied during the step-stress. The larger  $V_{TH}$  drift was explained by a hole-induced degradation model. Here, holes generation via impact ionization [35] or Zener trapping [30] is assumed in the high-field gate-to-drain region in the OFF-state. For stressing with negative  $V_{GS}$ , the generated holes can flow to the gate and are assumed to generate new OT in the gate dielectric, similar to time-dependent dielectric breakdown (TDDB) mechanism [36]. The effect of holes generation on the apparent positive  $V_{TH}$  drift was further confirmed by UV light illumination of the devices subjected to OFF-state stressing  $\frac{[37]}{2}$ . However, the observed stress-induced positive shift of  $V_{TH}$  was ascribed to electron trapping during the measurement of  $I_D$ - $V_{DS}$  characteristic, interrupting the stressing. This clearly illustrates the advantage of the MSM techniques, where  $V_{TH}$  drift is sampled quickly after the stress interruption, rather than extracted from slower measurement of the  $I_D$ - $V_{GS}$  characteristic.

To mitigate the reverse-bias induced gate degradation in SiN<sub>x</sub>/GaN MISFETs, Hua et al. <sup>[38]</sup> recently processed the transistor with channel converted from GaN to crystalline GaO<sub>x</sub>N<sub>1-x</sub> under the gate. The oxynitride with higher bandgap (4.1 eV) compared to GaN (3.4 eV) provides also VB offset in respect to GaN (0.6 eV), which acts as an energy barrier for holes. This barrier effectively suppresses the injection of the generated holes into the gate, improving the gate stability and robustness <sup>[37]</sup>. Robustness of  $V_{TH}$  stability upon reverse-bias stress in SiN<sub>x</sub>/GaO<sub>x</sub>N<sub>1-x</sub>/GaN MISFETs can be further enhanced by varying the substrate termination <sup>[39]</sup>.

The presented studies clearly point to dominant effect of OT on PBTI as well as NBTI in GaN MISFETs. This means that most commonly used dielectric materials ( $AI_2O_3$ ,  $SiO_2$ , SiN) with research  $\frac{[16][17][31][24][25][26][27][28][32][38]}{[16][17][31][24][25][26][27][28][32][38]}$  as well as industry  $\frac{[40]}{9}$  graded quality contain relatively high density of OT. Apart from BTI issues, these defects represent the concern also in relation to TDDB. However, further research work focusing on the enhanced MSM technique, which allows a detailed study of capture/emission processes in the  $\mu$ -s range is clearly necessary. Detailed knowledge of the OT origin can, in turn, facilitate their effective suppression via optimization of the dielectric growth technologies.

#### References

- 1. Dmitriev, V.A.; Irvine, K.G.; Carter, C.H., Jr.; Kuznetsov, N.I.; Kalinina, E.V. Electric breakdown in GaN p–n junctions. Ap pl. Phys. Lett. 1996, 68, 229–231.
- 2. Gelmont, B.; Kim, K.; Shur, M. Monte Carlo simulation of electron transport in gallium nitride. J. Appl. Phys. 1993, 74, 1 818–1821.
- 3. Sichel, E.K.; Pankove, J.I. Thermal conductivity of GaN, 25-360 K. J. Phys. Chem. Solids 1977, 38, 330.
- Mishra, U.K.; Parikh, P.; Wu, Y.-F. AlGaN/GaN HEMTs-an overview of device operation and applications. Proc. IEEE 20 02, 6, 1022–1031.

- 5. Dora, Y. High breakdown voltage achieved on AlGaN/GaN HEMTs with integrated slant field plates. IEEE Electron Dev. Lett. 2006, 27, 713–715.
- Uemoto, Y.; Hikita, M.; Ueno, H.; Matsuo, H.; Ishida, H.; Yanagihara, M.; Ueda, T.; Tanaka, T.; Ueda, D. Gate injection tr ansistor (GIT): A normally-off AlGaN/GaN power transistor using conductivity modulation. IEEE Trans. Electron Dev. 20 07, 54, 3393–3399.
- 7. Kuzuhara, M.; Tokuda, H. Low-loss and high-voltage III-nitride transistors for power switching applications. IEEE Trans. Electron Dev. 2015, 62, 405–413.
- Rosina, M. GaN and SiC power device: Market overview. In Proceedings of the Semicon Europa, Munich, Germany, 13
  –16 November 2018.
- Lagger, P.; Ostermaier, C.; Pobegen, G.; Pogany, D. Towards understanding the origin of threshold voltage instability of AlGaN/GaN MIS-HEMTs. In Proceedings of the 2012 International Electron Devices Meeting, San Francisco, CA, USA, 10–13 December 2012.
- Meneghesso, G.; Meneghini, M.; De Santi, C.; Ruzzarin, M.; Zanoni, E. Positive and negative threshold voltage instabili ties in GaN-based transistors. Microelectron. Reliab. 2018, 80, 257–265.
- Lagger, P.; Reiner, M.; Pogany, D.; Ostermaier, C. Comprehensive study of the complex dynamics of forward bias-indu ced threshold voltage drifts in GaN based MIS-HEMTs by stress/recovery experiments. IEEE Trans. Electron Dev. 201 4, 61, 1022–1030.
- 12. Ostermaier, C.; Lagger, P.; Reiner, M.; Pogany, D. Review of bias-temperature instabilities at the III-N/dielectric interfac e. Microelectron. Reliab. 2018, 82, 62–83.
- Zhang, K.; Wu, M.; Lei, X.; Chen, W.; Zheng, X.; Ma, X.; Hao, Y. Observation of threshold voltage instabilities in AlGaN/ GaN MIS HEMTs. Semicond. Sci. Technol. 2014, 29, 075019.
- Pohorelec, O.; Ťapajna, M.; Gregušová, D.; Gucmann, F.; Hasenöhrl, S.; Haščík, Š.; Stoklas, R.; Seifertová, A.; Pécz, B.; Tóth, L.; et al. Investigation of interfaces and threshold voltage instabilities in normally-off MOS-gated InGaN/AlGa N/GaN HEMTs. Appl. Surf. Sci. 2020, 528, 146824.
- 15. Roccaforte, F.; Greco, G.; Fiorenza, P.; Iucolano, F. An overview of normally-off GaN-based high electron mobility transi stors. Materials 2019, 12, 1599.
- Wu, T.-L.; Franco, J.; Marcon, D.; De Jaeger, B.; Bakeroot, B.; Stoffels, S.; Van Hove, M.; Groeseneken, G.; Decoutere, S. Toward understanding positive bias temperature instability in fully recessed-gate GaN MISFETs. IEEE Trans. Electro n Dev. 2016, 63, 1853–1860.
- 17. Guo, A.; del Alamo, J.A. Unified mechanism for positive- and negative-bias temperature instability in GaN MOSFETs. IE EE Trans. Electron Dev. 2017, 64, 2142–2147.
- Gregušová, D.; Blaho, M.; Haščík, Š.; Šichman, P.; Laurenčíková, A.; Seifertová, A.; Dérer, J.; Brunner, F.; Würfl, J.H.; Kuzmík, J. Polarization-engineered n+GaN/InGaN/AlGaN/GaN normally-off MOS HEMTs. Phys. Stat. Solidi A 2017, 21 4, 1700407.
- 19. Zhang, Y.; Sun, M.; Joglekar, S.J.; Fujishima, T.; Palacios, T. Threshold voltage control by gate oxide thickness in fluori nated GaN metal-oxide-semiconductor high-electron-mobility transistors. Appl. Phys. Lett. 2013, 103, 033524.
- 20. Harada, N.; Hori, Y.; Azumaishi, N.; Ohi, K.; Hashizume, T. Formation of recessed-oxide gate for normally-off AlGaN/Ga N high Electron mobility transistors using selective electrochemical oxidation. Appl. Phys. Exp. 2011, 4, 021002.
- Hung, T.; Park, P.S.; Krishnamoorthy, S.; Nath, D.N.; Rajan, S. Interface charge engineering for enhancement-mode Ga N MISHEMTs. IEEE Electron Dev. Lett. 2014, 35, 312–314.
- 22. Blaho, M.; Gregušová, D.; Haščík, Š.; Jurkovič, M.; Ťapajna, M.; Fröhlich, K.; Dérer, J.; Carlin, J.-F.; Grandjean, N.; Kuz mík, J. Self-aligned normally-off metal-oxide-semiconductor n++GaN/InAlN/GaN high-electron mobility transistors. Phy s. Status Solidi A 2015, 112, 1086–1090.
- Kaczer, B.; Grasser, T.; Roussel, P.J.; Martin-Martinez, J.; O'Connor, R.; O'Sullivan, B.J.; Groeseneken, G. Ubiquitous r elaxation in BTI stressing-New evaluation and insights. In Proceedings of the 2008 IEEE International Reliability Physic s Symposium, Phoenix, AZ, USA, 24 April–1 May 2008; pp. 20–27.
- 24. Bisi, D.; Chan, S.H.; Liu, X.; Yeluri, R.; Keller, S.; Meneghini, M.; Meneghesso, G.; Zanoni, E.; Mishra, U.K. On trapping mechanisms at oxide-traps in Al2O3/GaN metal-oxide-semiconductor capacitors. Appl. Phys. Lett. 2016, 108, 112104.
- 25. Acurio, E.; Crupi, F.; Magnone, P.; Trojman, L.; Meneghesso, G.; Iucolano, F. On recoverable behavior of PBTI in AlGa N/GaN MOS-HEMT. Solid State Electron. 2017, 132, 49–56.
- Iucolano, F.; Parisi, A.; Reina, S.; Meneghesso, G.; Chini, A. Study of threshold voltage instability in E-mode GaN MOS-HEMTs. Phys. Stat. Solidi C 2016, 13, 321–324.

- 27. Chini, A.; Iucolano, F. Experimental and numerical analysis of VTH and RON drifts in E-mode GaN HEMTs during switc h-mode operation. Mat. Sci. Semicond. Proc. 2019, 98, 77–80.
- 28. Sang, F.; Wang, M.; Zhang, C.; Tao, M.; Xie, B.; Wen, C.P.; Wang, J.; Hao, Y.; Wu, W.; Shen, B. Investigation of the thre shold voltage drift in enhancement mode GaN MOSFET under negative gate bias stress. Jpn. J. Appl. Phys. 2015, 54, 044101.
- 29. Guo, A.; del Alamo, J.A. Negative-bias temperature instability of GaN MOSFETs. In Proceedings of the 2016 IEEE Inter national Reliability Physics Symposium (IRPS), Pasadena, CA, USA, 17–21 April 2016.
- 30. Lelis, A.J.; Habersat, D.; Green, R.; Ogunniyi, A.; Gurfinkel, M.; Suehle, J.; Goldsman, N. Time dependence of bias-stre ss-induced SiC Mosfet threshold-voltage instability measurements. IEEE Trans. Electron Dev. 2008, 55, 1835–1840.
- Hua, M.; Zhang, Z.; Wei, J.; Lei, J.; Tang, G.; Fu, K.; Cai, Y.; Zhang, B.; Chen, K.J. Integration of LPCVD SiNx Gate Die lectric with Recessed-gate E-mode GaN MIS-FETs: Toward High Performance, High Stability and Long TDDB Lifetime. In Proceedings of the International Electron Device Meeting 2016 (IEDM 2016), San Francisco, CA, USA, 3–7 Decemb er 2016; pp. 260–263.
- 32. Hua, M.; Qian, Q.; Wei, J.; Zhang, Z.; Tang, G.; Chen, K.J. Bias temperature instability of normally-off GaN MIS-FET wit h low-pressure chemical vapor deposition SiNx gate dielectric. Phys. Stat. Solidi A 2018, 215, 1700641.
- He, J.; Hua, M.; Zhang, Z.; Chen, K.J. Performance and VTH stability in E-mode GaN fully recessed MIS-FETs and part ially recessed MIS-HEMTs with LPCVD-SiNx/PECVD-SiNx gate dielectric stack. IEEE Trans. Electron Dev. 2018, 65, 3 185–3191.
- 34. Hua, M.; Wei, J.; Bao, Q.; Zhang, Z.; Zheng, Z.; Chen, K.J. Dependence of VTH stability on gate-bias under reverse-bi as stress in E-mode GaN MIS-FET. IEEE Electron Dev. Lett. 2018, 39, 413–416.
- Killat, N.; Ťapajna, M.; Faqir, M.; Palacios, T.; Kuball, M. Evidence for impact ionisation in AlGaN/GaN HEMTs with InG aN back-barrier. Electron. Lett. 2011, 47, 405–406.
- 36. Degraeve, R.; Kaczer, R.B.; Groeseneken, G. Degradation and breakdown in thin oxide layers: Mechanisms, models a nd reliability prediction. Microelectron. Reliab. 1999, 39, 1445–1460.
- 37. Hua, M.; Wei, J.; Bao, Q.; He, J.; Zhang, Z.; Zheng, Z.; Lei, J.; Chen, K.J. Reverse-bias stability and reliability of hole-b arrier-free E-mode LPCVD-SiNx/GaN MIS-FETs. In Proceedings of the 2017 IEEE International Electron Devices Meeti ng (IEDM), San Francisco, CA, USA, 2–6 December 2017.
- 38. Hua, M.; Cai, X.; Yang, S.; Zhang, Z.; Zheng, Z.; Wang, N.; Chen, J.K. Enhanced gate reliability in GaN MIS-FETs by c onverting the GaN channel into crystalline gallium oxynitride. ACS Appl. Electron. Mat. 2019, 1, 642–648.
- Hua, M.; Yang, S.; Zheng, Z.; Wei, J.; Zhang, Z.; Chen, J.K. Effects of Substrate termination on reverse-bias stress reli ability of normally-off lateral GaN-on-Si MIS-FETs. In Proceedings of the 31st International Symposium on Power Semi conductor Devices & ICs, Shanghai, China, 19–23 May 2019.
- 40. Moens, P.; Liu, C.; Banerjee, A.; Vanmeerbeek, P.; Coppens, P.; Ziad, H.; Constant, A.; Li, Z.; De Vleeschouwer, H.; Roi g-Guitart, J.; et al.; et al. An industrial process for 650V rated GaN-on-Si power devices using in-situ SiN as a gate diele ctric. In Proceedings of the 2014 IEEE 26th International Symposium on Power Semiconductor Devices & IC's (ISPS D), Waikoloa, HI, USA, 15–19 June 2014; pp. 374–377.

Retrieved from https://encyclopedia.pub/entry/history/show/15880